Altera Embedded Peripherals IP User Manual
Page 101

Figure 9-7:
typedef
enum stopbit {ONE =0,TWO } StopBit;
typedef
enum paritybit { ODD =0, EVEN, NOPARITY } ParityBit;
typedef
enum databit { CS_5 =0, CS_6, CS_7, CS_8} DataBit;
typedef
enum baud
{
BR9600
= 9600,
BR19200 = 19200,
BR38400 = 38400,
BR57600 = 57600,
BR115200 = 115200
}
Baud;
typedef
enum rx_fifo_level_e { RXONECHAR = 0,
RXQUARTER,
RXHALF, RXFULL
}
Rx_FifoLvl;
typedef
enum tx_fifo_level_e { TXEMPTY = 0,
TXTWOCHAR,
TXQUARTER, TXHALF } Tx_FifoLvl;
typedef struct uart_config_s
{
StopBit
stop_bit;
ParityBit parity_bit;
DataBit data_bit;
Baud baudrate;
alt_u32
fifo_mode;
Rx_FifoLvl rx_fifo_level;
Tx_FifoLvl tx_fifo_level;
alt_u32
hwfc;
}UartConfig;
UG-01085
2014.24.07
UART Device Structure
9-15
16550 UART
Altera Corporation
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)