Altera Embedded Peripherals IP User Manual
Page 34

Table 3-4: Avalon-MM Slave Interface Signals
Signal
Width
Direction
Description
avs_read
1
Input
Avalon-MM read control.
Asserted to indicate a read
transfer. If present,
readdata
is required.
avs_write
1
Input
Avalon-MM write control.
Asserted to indicate a write
transfer. If present,
writedata
is required.
avs_byteenable
dqm_width
Input
Enables specific byte lane(s)
during transfer. Each bit
corresponds to a byte in
avs_
writedata
and
avs_
readdata
.
avs_address
controller_addr_
width
Input
Avalon-MM address bus.
avs_writedata
sdram_data_width
Input
Avalon-MM write data bus.
Driven by the bus master
(bridge unit) during write
cycles.
avs_readdata
sdram_data_width
Output
Avalon-MM readback data.
Driven by the
altera_spi
during read cycles.
avs_readdatavalid
1
Output
Asserted to indicate that the
avs_readdata
signals
contains valid data in
response to a previous read
request.
avs_waitrequest
1
Output
Asserted when it is unable to
respond to a read or write
request.
3-4
Interface
UG-01085
2014.24.07
Altera Corporation
Tri-State SDRAM
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)