Rr r, Operation description, Condition bits affected attributes – Zilog EZ80F916 User Manual
Page 325

eZ80
®
CPU
User Manual
UM007715-0415
CPU Instruction Set
316
RR r
Rotate Right
Operation
Description
The r operand is any of the 8-bit CPU registers A, B, C, D, E, H, or L. The CPU manipu-
lates the contents of the r operand by rotating them right one bit position. The CPU next
copies the contents of bit 0 into the Carry Flag and copies the previous contents of the
Carry Flag into bit 7 of the r operand.
Condition Bits Affected
Attributes
jj
identifies the A, B, C, D, E, H, or L register and is assembled into one of the opcodes
.
S
Set if result is negative; reset otherwise.
Z
Set if result is 0; reset otherwise.
H
Reset.
P/V
Set if parity is even; reset otherwise.
N
Reset.
C
Data from bit 0 of the source.
Mnemonic Operand
ADL Mode Cycle
Opcode (hex)
RR
r
X
2
CB, kk
Table 90. Register and
jj
Opcodes for RR r Instruction (hex)
Register jj
A
1F
B
18
C
7
0
r