A.9 adc12 registers, byte and word access – Texas Instruments MSP430x1xx User Manual
Page 340

ADC12 Registers, Byte and Word Access
A-8
A.9 ADC12 Registers, Byte and Word Access
Bit # –
7
6
5
4
3
2
1
0
ADC12MCTL15
†
008Fh
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL14
†
008Eh
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL13
†
008Dh
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL12
†
008Ch
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL11
†
008Bh
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL10
†
008Ah
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL9
†
0089h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL8
†
0088h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL7
†
0087h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL6
†
0086h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL5
†
0085h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL4
†
0084h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL3
†
0083h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL2
†
0082h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL1
†
0081h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
ADC12MCTL0
†
0080h
EOS
rw–(0)
Sref.2
rw–(0)
Sref.1
rw–(0)
Sref.0
rw–(0)
INCH.3
rw–(0)
INCH.2
rw–(0)
INCH.1
rw–(0)
INCH.0
rw–(0)
† All bits of ADC12MCTLx registers are only modifiable when ENC=0.