Rainbow Electronics AT91CAP9S250A - Manual (Page 371)

371
6264A–CAP–21-May-07
AT91CAP9S500A/AT91CAP9S250A
29.9.7 PMC UTMI Clock Configuration Register
Register Name: CKGR_UCKR
Access Type: Read/Write
• UPLLEN: UTMI PLL Enable
0 = The UTMI PLL is disabled.
1 = The UTMI PLL is enabled.
When UPLLEN is set, the LOCKU flag is set once the UTMI PLL startup time is achieved.
• PLLCOUNT: UTMI PLL Start-up Time
Specifies the number of Slow Clock cycles multiplied by 8 for the UTMI PLL start-up time. Should be set to 2.
• BIASEN: UTMI BIAS Enable
0 = The UTMI BIAS is disabled.
1 = The UTMI BIAS is enabled.
• BIASCOUNT: UTMI BIAS Start-up Time
Specifies the number of Slow Clock cycles for the UTMI BIAS start-up time. Should be set to 2.
31 30 29 28 27 26 25 24
BIASCOUNT – – – BIASEN
23 22 21 20 19 18 17 16
PLLCOUNT – – – UPLLEN
15 14 13 12 11 10 9 8
– – – – – – – –
7 6 5 4 3 2 1 0
– – – – – – – –