Avago Technologies LSI53C1000R User Manual
Page 386

IX-14
Index
Ultra2 SCSI
transfers
unexpected disconnect (UDC)
updated address (UA)
upper register address line (A7)
use data8/SFBR
V
VDD
-Core
VDDA
VDDBias
vendor
ID (VID)
unique enhancement, bit 1 (VUE1)
unique enhancements, bit 0 (VUE0)
version (VER[2:0])
VSS
VSSA
VSSC
W
wait
disconnect instruction
for disconnect
for valid phase
reselect instruction
select instruction
wide SCSI
chained block moves
receive (WSR)
receive bit
send (WSS)
send bit
won arbitration (WOA)
write
read instructions
read system memory from a SCRIPT
write and invalidate
,
enable (WIE)
enable (WRIE)
X
XCLKH_DT
XCLKH_ST
XCLKS_DT
XCLKS_ST
This manual is related to the following products: