Avago Technologies LSI53C1000R - Manual (Page 10)

x Contents
Version 2.2 Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
6.4.1 Target Timing 6-15
6.4.2 Initiator Timing 6-24
6.4.3 External Memory Timing 6-41
6.5 SCSI Timing Diagrams 6-62
6.6 Package Drawings 6-71
Appendix A Register Summary
Appendix B External Memory Interface Diagram Examples
Index
Customer Feedback