Avago Technologies LSI53C1000R - Manual (Page 12)

xii
Version 2.2 Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
6.8 External Clock 6-11
6.9 Reset Input 6-12
6.10 Interrupt Output 6-13
6.11 PCI Configuration Register Read 6-16
6.12 PCI Configuration Register Write 6-17
6.13 Operating Registers/SCRIPTS RAM Read, 32 Bits 6-18
6.14 Operating Register/SCRIPTS RAM Read, 64 Bits 6-20
6.15 Operating Register/SCRIPTS RAM Read, 32 Bits 6-21
6.16 Operating Register/SCRIPTS RAM Write, 64 Bits 6-23
6.17 Nonburst Opcode Fetch, 32-Bit Address and Data 6-25
6.18 Burst Opcode Fetch, 32-Bit Address and Data 6-27
6.19 Back to Back Read, 32-Bit Address and Data 6-29
6.20 Back to Back Write, 32-Bit Address and Data 6-31
6.21 Burst Read, 32-Bit Address and Data 6-33
6.22 Burst Read, 64-Bit Address and Data 6-35
6.23 Burst Write, 32-Bit Address and Data 6-37
6.24 Burst Write, 64-Bit Address and Data 6-39
6.25 External Memory Read 6-42
6.25 External Memory Read (Cont.) 6-43
6.26 External Memory Write 6-46
6.26 External Memory Write (Cont.) 6-47
6.27 Normal/Fast Memory (
≥
128 Kbytes) Single Byte
Access Read Cycle 6-49
6.27 Normal/Fast Memory (
≥
128 Kbytes) Single Byte
Access Read Cycle (Cont.) 6-49
6.28 Normal/Fast Memory (
≥
128 Kbytes) Single Byte
Access Write Cycle 6-51
6.28 Normal/Fast Memory (
≥
128 Kbytes) Single Byte
Access Write Cycle (Cont.) 6-51
6.29 Normal/Fast Memory (
≥
128 Kbytes) Multiple Byte
Access Read Cycle 6-52
6.29 Normal/Fast Memory (
≥
128 Kbytes) Multiple Byte
Access Read Cycle (Cont.) 6-53
6.30 Normal/Fast Memory (
≥
128 Kbytes) Multiple Byte
Access Write Cycle 6-54
6.30 Normal/Fast Memory (
≥
128 Kbytes) Multiple Byte
Access Write Cycle (Cont.) 6-55
6.31 Slow Memory (
≥
128 Kbytes) Read Cycle 6-57