Avago Technologies LSI53C1000R - Manual (Page 13)

xiii
Version 2.2 Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
6.31 Slow Memory (
≥
128 Kbytes) Read Cycle (Cont.) 6-57
6.32 Slow Memory (
≥
128 Kbytes) Write Cycle 6-59
6.32 Slow Memory (
≥
128 Kbytes) Write Cycle (Cont.) 6-59
6.33
≤
64 Kbytes ROM Read Cycle 6-60
6.34
≤
64 Kbytes ROM Write Cycle 6-61
6.35 Initiator Asynchronous Send 6-62
6.36 Initiator Asynchronous Receive 6-63
6.37 Target Asynchronous Send 6-63
6.38 Target Asynchronous Receive 6-64
6.39 Initiator and Target ST Synchronous Transfer 6-66
6.40 Initiator and Target DT Synchronous Transfer 6-69
6.41 LSI53C1000R 456 BGA Chip – Top View 6-72
6.41 LSI53C1000R 456 BGA Chip – Top View (Cont.) 6-73
6.42 LSI53C1000R 456 BGA Mechanical Drawing 6-78
B.1 16 Kbyte Interface with 200 ns Memory B-1
B.2 64 Kbyte Interface with 150 ns Memory B-2
B.3 128, 256, 512 Kbyte or 1 Mbyte Interface
with 150 ns Memory
B-3
B.4 512 Kbyte Interface with 150 ns Memory B-4