Figure2.1 lsi53c1000r block diagram, Lsi53c1000r block diagram, Figure 2.1 – Avago Technologies LSI53C1000R User Manual
Page 32

2-2
Functional Description
Version 2.2
Copyright © 2000–2003 by LSI Logic Corporation. All rights reserved.
Figure 2.1
LSI53C1000R Block Diagram
The LSI53C1000R has a wide Ultra160 SCSI channel. The SCSI
channel incorporates an independent DMA FIFO and a separate internal
8 Kbyte SCRIPTS RAM.
8 Kbyte
SCRIPTS RAM
8 Dword SCRIPTS
Prefetch Buffer
Oper
ating
Registers
SCSI SCRIPTS
Processor
944 Byte
DMA FIFO
SCSI FIFO and SCSI Control Block
Universal TolerANT
Drivers and Receivers
64-Bit PCI Interface, PCI Configuration Register
Wide Ultra160 SCSI Channel
Ser
ial EEPR
OM Controller
and A
utoconfigur
ation
R
OM/Flash Memor
y Control
Local
Bus
Memory
PCI Bus
Ultra160
SCSI Bus
ROM/Flash
Memory Bus
2 Wire Serial
EEPROM Bus
JTAG
JTAG Bus
This manual is related to the following products: