beautypg.com

2 power state d3, Power state d3 – Avago Technologies LSI8751D User Manual

Page 63

background image

Power Management

2-39

2.6.2 Power State D3

Power state D3 is the minimum power state, which includes subsettings
called D3hot and D3cold. The devices are considered to be in power
state D3cold when power is removed from them. D3cold can transition
to D0 by applying V

CC

and resetting the device. D3hot allows the device

to transition to D0 using software. To obtain power reduction in D3hot,
the SCSI clock and the SCSI clock doubler Phase Lock Loop (PLL) are
disabled. Furthermore, the function’s soft reset is continually asserted
while in power state D3, which clears all pending interrupts and 3-states
the SCSI bus. In addition, the function’s PCI

Command

register is

cleared.

This manual is related to the following products: