beautypg.com

Megacore function -1, The altera – Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual

Page 5

background image

About the Low Latency 40- and 100-Gbps

Ethernet MAC and PHY MegaCore Function

1

2015.05.04

UG-01172

Subscribe

Send Feedback

The Altera

®

Low Latency 40- and 100-Gbps Ethernet (40GbE and 100GbE) media access controller

(MAC) and PHY MegaCore

®

functions offer the lowest round-trip latency and smallest size to implement

the IEEE 802.3ba 40G and 100G Ethernet Standard with an option to support the IEEE 802.3ap-2007

Backplane Ethernet Standard.
The version of this product that supports Arria 10 devices is included in the Altera MegaCore IP Library

and available from the Quartus II IP Catalog.
Note: The full product name, Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore

Function, is shortened to Low Latency (LL) 40-100GbE IP core in this document. In addition,

although multiple variations are available from the parameter editor, this document refers to this

product as a single IP core, because all variations are configurable from the same parameter editor.

Figure 1-1: Low Latency 40GbE and 100GbE MAC and PHY IP Cores

Main blocks, internal connections, and external block requirements.

Low Latency 40- or 100-Gbps Ethernet MAC and PHY IP Core

TX

FIFO

TX

MAC

RX

MAC

PMA

PMA

RX

PCS

TX

Adapter

TX

PCS

XLAUI: 4 x 10.3125 Gbps or

CAUI: 10 x 10.3125 Gbps

CAUI-4: 4 x 25.78125 Gbps

Custom Streaming

Avalon-ST

Avalon-ST

Control and

Status Interface

Arria 10

Transceiver

Reconfiguration

Interface

(Arria 10 only)

Avalon-MM

Avalon-MM

RX

Adapter

Custom Streaming

Avalon-MM

Reconfiguration

Controller (Stratix V only)

PLL (Arria 10 only)

Low Latency 40- or 100-GbE

MAC

PHY

To optical module, backplane,

or separate device

From optical module, backplane,

or separate device

From

client application logic

To

client application logic

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

This manual is related to the following products: