beautypg.com

Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual

Page 142

background image

Address

Name-

Description

Access

0x836

CNTR_TX_ST_LO

Number of transmitted frame starts (lower 32 bits)

RO

0x837

CNTR_TX_ST_HI

Number of transmitted frame starts (upper 32 bits)

RO

0x838–

0x83F

Reserved

0x840

TXSTAT_REVID

TX statistics module revision ID.

RO

0x841

TXSTAT_SCRATCH

Scratch register available for testing. Default value is 0x08.

RW

0x842

TXSTAT_NAME_0

First 4 characters of IP core variation identifier string

"040gMacStats" or "100gMacStats"

RO

0x843

TXSTAT_NAME_1

Next 4 characters of IP core variation identifier string

"040gMacStats" or "100gMacStats"

RO

0x844

TXSTAT_NAME_2

Final 4 characters of IP core variation identifier string

"040gMacStats" or "100gMacStats"

RO

0x845

CNTR_TX_CONFIG

Bits [2:0]: Configuration of TX statistics counters:
• Bit [2]: Shadow request (active high): When set to the

value of 1, TX statistics collection is paused. The

underlying counters continue to operate, but the

readable values reflect a snapshot at the time the pause

flag was activated. Write a 0 to release.

• Bit [1]: Parity-error clear. When software sets this bit,

the IP core clears the parity bit

CNTR_TX_STATUS[0]

.

This bit (

CNTR_TX_CONFIG[1]

) is self-clearing.

• Bit [0]: Software can set this bit to the value of 1 to reset

all of the TX statistics registers at the same time. This bit

is self-clearing.

Bits [31:3] are Reserved.

RW

0x846

CNTR_TX_STATUS

• Bit [1]: Indicates that the TX statistics registers are

paused (while

CNTR_TX_CONFIG[2]

is asserted) .

• Bit [0]: Indicates the presence of at least one parity error

in the TX statistics counters.

Bits [31:2] are Reserved.

RO

0x860

TxOctetsOK_LO

Number of transmitted payload bytes in frames with no

FCS, undersized, oversized, or payload length errors. This

register is compliant with section 5.2.2.18 of the IEEE

Standard 802.3-2008.
Instead of an increment vector, this register corresponds to

the signals

tx_inc_octetsOK[15:0]

and

tx_inc_

octetsOK_valid

.

RO

0x861

TxOctetsOK_HI

RO

UG-01172

2015.05.04

TX Statistics Registers

3-97

Functional Description

Altera Corporation

Send Feedback

This manual is related to the following products: