Compiling the full design and programming the fpga, Initializing the ip core, Initializing the ip core -31 – Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual
Page 45
# ** Sending Packet 6...
# ** Sending Packet 7...
# ** Sending Packet 8...
# ** Sending Packet 9...
# ** Sending Packet 10...
# ** Received Packet 1...
# ** Received Packet 2...
# ** Received Packet 3...
# ** Received Packet 4...
# ** Received Packet 5...
# ** Received Packet 6...
# ** Received Packet 7...
# ** Received Packet 8...
# ** Received Packet 9...
# ** Received Packet 10...
# **
# ** Testbench complete.
# **
# *****************************************
Compiling the Full Design and Programming the FPGA
You can use the Start Compilation command on the Processing menu in the Quartus II software to
compile your design. After successfully compiling your design, program the targeted Altera device with
the Programmer and verify the design in hardware.
Related Information
•
Information about compiling your design. Chapter in volume 1 of the Quartus II Handbook.
•
Information about programming the device. Chapter in volume 3 of the Quartus II Handbook.
Initializing the IP Core
The testbench initializes the IP core. However, when you simulate or run your own design in hardware,
you must implement the initialization steps yourself.
To initialize the 40-100GbE IP core in your own design, follow these steps:
1. Drive the clock ports.
2. Reset the IP core.
Related Information
•
on page 3-51
In step 1, drive the input clock ports as specified here.
•
In step 2, reset the IP core.
UG-01172
2015.05.04
Compiling the Full Design and Programming the FPGA
2-31
Getting Started
Altera Corporation