Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Function - Manual (Page 29)

Figure 2-4: IP Core Generated Files
.cmp - VHDL component declaration file
.ppf - XML I/O pin information file
.qip - Lists IP synthesis files
.sip - Lists files for simulation
.v or .vhd
Top-level IP synthesis file
.v or .vhd
Top-level simulation file
.qsys - System or IP integration file
_bb.v - Verilog HDL black box EDA synthesis file
_inst.v or .vhd - Sample instantiation template
_generation.rpt - IP generation report
.debuginfo - Contains post-generation information
.html - Connection and memory map data
.bsf - Block symbol schematic
.spd - Combines individual simulation scripts
.sopcinfo - Software tool-chain integration file
IP variation files
_example_design
Example location for your IP core testbench and
example project files. The default location is
alt_eth_ultra_0_example_design, but
you are prompted to specify a different path
sim
Simulation files
synth
IP synthesis files
Simulator scripts
n
Subcore libraries
sim
Subcore
Simulation files
synth
Subcore
synthesis files
n
IP variation files
Table 2-4: IP Core Generated Files (Arria 10 Variations)
File Name Description
<my_ip>.qsys The Qsys system or top-level IP variation file. <my_ip> is the name
that you give your IP variation.
UG-01172
2015.05.04
Files Generated for Arria 10 Variations 2-15
Getting Started Altera Corporation
Send Feedback