Scsi transfer (sxfer), Scsi transfer, Sxfer) – Avago Technologies LSI53C876E User Manual
Page 127: Register: 0x05

SCSI Registers
4-33
registers. Note that the chip does not
automatically reconfigure itself to initiator mode as a
result of being reselected.
SRE
Enable Response to Selection
5
When this bit is set, the LSI53C876 SCSI function is able
to respond to bus-initiated selection at the chip ID in the
and
registers. Note that the chip does not
automatically reconfigure itself to target mode as a result
of being selected.
R
Reserved
4
ENC
Encoded Chip SCSI ID
[3:0]
These bits store the LSI53C876 SCSI function encoded
SCSI ID. This is the ID which the chip asserts when
arbitrating for the SCSI bus. The IDs that the LSI53C876
SCSI function responds to when selected or reselected
are configured in the
and
registers. The priority of
the 16 possible IDs, in descending order is:
Register: 0x05
SCSI Transfer (SXFER)
Read/Write
When using Table Indirect I/O commands, bits [7:0] of this register are
loaded from the I/O data structure.
For additional information on how the synchronous transfer rate is
determined, refer to
Chapter 2, “Functional Description.”
Highest
Lowest
7
6
5
4
3
2
1
0
15 14 13 12 11 10
9
8
7
5
4
0
TP[2:0]
MO[4:0]
0
0
0
x
0
0
0
0