Altera Arria V Hard IP for PCI Express User Manual
Page 248
17–26
Chapter 17: Testbench and Design Example
Root Port BFM
Arria V Hard IP for PCI Express
December 2013
Altera Corporation
User Guide
If addr_map_4GB_limit is 0, the resulting memory space map is shown in
.
Figure 17–6. Memory Space Layout—No Limit
Root Complex Shared
Memory
0x0000 0000
Configuration Scratch
Space
Used by BFM routines
not writable by user calls
or endpoint
0x001F FF80
BAR Table
Used by BFM routines
not writable by user calls
or endpoint
0x001F FFC0
Endpoint Non
-
Prefetchable Memory
Space BARs
Assigned Smallest to
Largest
0x0000 0001 0000 0000
Endpoint Memory Space
BARs
(
Prefetchable 32 bit
)
Assigned Smallest to
Largest
Unused
BAR size dependent
BAR size dependent
Endpoint Memory Space
BARs
(
Prefetchable 64 bit
)
Assigned Smallest to
Largest
Unused
BAR size dependent
0xFFFF FFFF FFFF FFFF
0x0020 0000
Addr
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)