2 transmit holding register (thr), Table 10-4. transmit holding register - thr, 3 divisor latch registers (dll and dlh) – Intel PXA26X User Manual

Page 373

Text mode
Original mode

2 transmit holding register (thr), Table 10-4. transmit holding register - thr, 3 divisor latch registers (dll and dlh) | Intel PXA26X User Manual | Page 373 / 624