Table 17, Data formats – Zilog Z80180 User Manual
Page 146
Z8018x
Family MPU User Manual
UM005003-0703
131
ASCI Control Register B0, 1 (CNTLB0, 1)
Each ASCI channel control register B configures multiprocessor mode,
parity and baud rate selection.
Table 17. Data Formats
MOD2
MOD1
MOD0
Data Format
0
0
0
Start + 7 bit data + 1 stop
0
0
1
Start + 7 bit date + 2 Stop
0
1
0
Start + 7 bit data + parity + 1 stop
0
1
1
Start + 7 bit data + parity + 2 stop
1
0
0
Start + 8 bit data + 1 stop
1
0
1
Start + 8 bit data + 2 stop
1
1
0
Start + 8 bit data + parity + 1 stop
1
1
1
Start + 8 bit date + parity + 2 stop