Digi NS9215 - Manual (Page 182)

S Y S T E M C O N T R O L M O D U L E
Module Reset register
182 Hardware Reference NS9215
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
M o d u l e R e s e t r e g i s t e r
Address: A090 0180
D13 R/W IO hub 0x1 IO hub
0
Clock disabled
1 Clock enabled
D12 R/W RTC 0x1 RTC
0
Clock disabled
1 Clock enabled
D11 R/W I 2 C 0x1 I 2 C
0 Clock disabled
1 Clock enabled
D10 N/A Reserved N/A N/A
D09 R/W AES 0x0 AES
0
Clock disabled
1 Clock enabled
D08 R/W ADC 0x1 ADC
0
Clock disabled
1 Clock enabled
D07:06 N/A Reserved N/A Always write to 00
D05 R/W SPI 0x1 SPI
0
Clock disabled
1 Clock enabled
D04 R/W UART D 0x1 UART D
0
Clock disabled
1 Clock enabled
D03 R/W UART C 0x1 UART C
0
Clock disabled
1 Clock enabled
D02 R/W UART B 0x1 UART B
0
Clock disabled
1 Clock enabled
D01 R/W UART A 0x1 UART A
0
Clock disabled
1 Clock enabled
D00 R/W Eth MAC 0x1 Ethernet MAC
0
Clock disabled
1 Clock enabled
Bits Access Mnemonic Reset Description