beautypg.com

Port.cr1, T bit – Rainbow Electronics DS3170 User Manual

Page 134

background image

DS3170 DS3/E3 Single-Chip Transceiver

134 of 233

Register Name:

PORT.CR1

Register Description:

Port Control Register 1

Register Address:

040h


Bit

# 15 14 13 12 11 10 9 8

Name

RESERVED

PAIS2 PAIS1 PAIS0 LAIS1 LAIS0 BENA

RESERVED

Default

0 0 0 0 0 0 0 0

Bit

# 7 6 5 4 3 2 1 0

Name TMEI MEIM -- PMUM PMU PD RSTDP RST
Default

0 0 -- 0 0 1 1 0

Bits 14 to 12: Payload AIS Select [2:0] (PAIS[2:0]). This bit controls when an unframed all ones signal is forced
on the receive data path after the receive framer and payload loopback mux. Default: Payload AIS always sent.

PAIS[2:0]

PORT.CR1

WHEN AIS IS SENT

AIS CODE

000 Always

UA1

001

When LLB (no DLB) active

UA1

010

When PLB active

UA1

011

When LLB(no DLB) or PLB active

UA1

100

When LOS (no DLB) active

UA1

101

When OOF active

UA1

110

When OOF, LOS. LLB (no DLB), or
PLB active

UA1

111 Never

none

Bits 11 to 10: Line AIS Select [1:0] (LAIS[1:0). These bits control when a DS3 framed AIS or an unframed all
ones signal is to be transmitted on TPOS/TNEG and/or TXP/TXN. The signal on TPOS/TNEG can be AMI or
unipolar. This signal is sent even when in diagnostic loopback and always over-rides signals from the framers.
Default: AIS sent if DLB is enabled.

LAIS[1:0]

PORT.CR1

FRAME MODE

DESCRIPTION

AIS CODE

00

DS3

Automatic AIS when DLB is enabled

(

PORT.CR4

.LBM = 1XX)

DS3AIS

00

E3

Automatic AIS when DLB is enabled

UA1

01 Any

Send

UA1

UA1

10 DS3

Send

AIS

DS3AIS

10 E3

Send

AIS

UA1

11 Any

Disable

none

Bit 9: BERT Enable (BENA). This bit is used to enable the transmit BERT logic; the receive BERT is always
enabled. The BERT pattern will replace the the system interface datastream (TSER) into the payload datastream.

0 = Tranmit BERT logic disabled and powered down