beautypg.com

Zilog Z16C30 User Manual

Page 91

background image

5-24

Z16C30 USC

®

U

SER

'

S

M

ANUAL

UM97USC0100

Z

ILOG

5.16 CYCLIC REDUNDANCY CHECKING

(Continued)

RxFIFO

Data In

Flag/Abort

Detect Logic,

Incl. Shift Register

SO

SI

(RxLength)-bit

Shift Register

SO

SI

(RxLength)-bit

Shift Register

PO

SI

SO

M

U

X

Rx CRC

Generator

Err

SI

M

U

X

Used in HDLC/SDLC

and 802.3 Modes

Used in all

other Sync modes

RxD

Used in HDLC/

SDLC Mode

Figure 5-9. A Model of the Receive Datapath

UM009402-0201

See also other documents in the category Zilog Sensors: