Teledyne LeCroy TA700_800_850 User Manual - Manual (Page 172)

Catalyst Enterprises, Inc. Special Setups
158
ERR49 Byte enables were changed before the data phase was completed, A master must keep the byte enables stable during the
complete data phase. PCI Rev 2.2 - Appendix C, Rule 3b
ERR50 An INTx signal has been asserted and then deasserted before an Interrupt Acknowledge. PCI Rev 2.2 - 3.6.4
ERR51 Bus Command was not reflected on C/BE[7..4] during DAC transaction. PCI Rev 2.2 - 3.9
Table 3. PCI Protocol Errors (0-51)
Err.# Description