beautypg.com

Maxim Integrated DS4830 Optical Microcontroller User Manual

Page 6

background image

DS4830 User’s Guide

6

SECTION 18

– HARDWARE MULTIPLIER MODULE ....................................................................................................... 140

18.1

– Hardware Multiplier Organization ......................................................................................................................... 140

18.2

– Hardware Multiplier Controls ................................................................................................................................ 140

18.3

– Register Output Selection..................................................................................................................................... 141

18.3.1

– Signed-Unsigned Operand Selection ............................................................................................................ 141

18.3.2

– Operand Count Selection .............................................................................................................................. 141

18.4

– Hardware Multiplier Operations ............................................................................................................................ 141

18.4.1

– Accessing the Multiplier ................................................................................................................................. 141

18.5

– Hardware Multiplier Peripheral Registers ............................................................................................................. 142

18.6

– Hardware Multiplier Examples .............................................................................................................................. 145

SECTION 19

– WATCHDOG TIMER.................................................................................................................................. 146

19.1 - Overview ............................................................................................................................................................... 146

19.2

– Watchdog Timer Description ................................................................................................................................ 146

19.2.1

– Watchdog Timer Interrupt Operation ............................................................................................................. 147

19.2.2

– Watchdog Timer Reset Operation ................................................................................................................. 147

19.2.3

– Watchdog Timer Applications ........................................................................................................................ 147

SECTION 20

– TEST ACCESS PORT (TAP) ..................................................................................................................... 149

20.1

– TAP Controller ...................................................................................................................................................... 150

20.2

– TAP State Control ................................................................................................................................................. 151

20.2.1

– Test-Logic-Reset............................................................................................................................................ 151

20.2.2

– Run-Test-Idle ................................................................................................................................................. 151

20.2.3

– IR-Scan Sequence ......................................................................................................................................... 151

20.2.4

– DR-Scan Sequence ....................................................................................................................................... 152

20.3

– Communication via TAP ....................................................................................................................................... 152

20.3.1 - TAP Communication Examples

– IR-Scan and DR-Scan .............................................................................. 153

SECTION 21

– IN-CIRCUIT DEBUG MODE ...................................................................................................................... 155

21.1

– Background Mode Operation ............................................................................................................................... 156

21.1.1

– Breakpoint Registers ..................................................................................................................................... 157

21.1.2

– Using Breakpoints .......................................................................................................................................... 159

21.2

– Debug Mode ......................................................................................................................................................... 160

21.2.1

– Debug Mode Commands ............................................................................................................................... 160

21.2.2

– Read Register Map Command Host-ROM Interaction .................................................................................. 162

21.2.3

– Single Step Operation (Trace) ....................................................................................................................... 163

21.2.4

– Return ............................................................................................................................................................ 164

21.2.5

– Debug Mode Special Considerations ............................................................................................................ 164

21.3

– In-Circuit Debug Peripheral Registers .................................................................................................................. 165

SECTION 22

– IN-SYSTEM PROGRAMMING .................................................................................................................. 169

22.1

– Detailed Description ............................................................................................................................................. 169

22.1.1 - Password Protection ....................................................................................................................................... 170

22.1.2

– Entering JTAG Bootloader ............................................................................................................................. 170

22.1.3

– Entering I2C Bootloader ................................................................................................................................ 171

22.2

– Bootloader Operation ........................................................................................................................................... 171