3 – in-circuit debug peripheral registers, In-circuit debug peripheral registers, Ds4830 user’s guide – Maxim Integrated DS4830 Optical Microcontroller User Manual
Page 165
DS4830 User’s Guide
165
21.3
– In-Circuit Debug Peripheral Registers
The following peripheral registers are used to control the in-circuit debug mode of the DS4830. Addresses of registers are
given as “Mx[yy],” where x is the module number (from 0 to 5 decimal) and yy is the register index (from 00h to 1Fh
hexadecimal). Fields in the bit definition tables are defined as follows:
● Name: Symbolic names of bits or bit fields in this register.
● Reset: The value of each bit in this register following a standard reset. If this field reads “unchanged,” the given bit
is unaffected by standard reset. If this field reads “s,” the given bit does not have a fixed 0 or 1 reset value
because its value is determined by another internal state or external condition.
● POR: If present this field defines the value of each bit in this register following a power-on reset (as opposed to a
standard reset). Some bits are unaffected by standard resets and are set/cleared by POR only.
● Access: Bits can be read-only (r) or read/write (rw). Any special restrictions or conditions that could apply when
reading or writing this bit are detailed in the bit description.
21.3.1
– In-Circuit Debug Temp 0 Register (ICDT0, M2[18h])
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
ICDT0.15 ICDT0.14 ICDT0.13 ICDT0.12 ICDT0.11 ICDT0.10 ICDT0.9
ICDT0.8
ICDT0.7
ICDT0.6
ICDT0.5
ICDT0.4
ICDT0.3
ICDT0.2
ICDT0.1
ICDT0.0
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Access
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s = special
This register is read/write accessible by the CPU only in background mode or debug mode. This register is intended for
use by the utility ROM routines as temporary storage to save registers that might otherwise have to be placed in the stack.
21.3.2
– In-Circuit Debug Temp 1 Register (ICDT1, M2[19h])
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
ICDT1.15 ICDT1.14 ICDT1.13 ICDT1.12 ICDT1.11 ICDT1.10 ICDT1.9
ICDT1.8
ICDT1.7
ICDT1.6
ICDT1.5
ICDT1.4
ICDT1.3
ICDT1.2
ICDT1.1
ICDT1.0
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Access
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s = special
This register is read/write accessible by the CPU only in background mode or debug mode. This register is intended for
use by the utility ROM routines as temporary storage to save registers that might otherwise have to be placed in the stack.