Avago Technologies LSI53C825AE - Manual (Page 245)

PCI and External Memory Interface Timing Diagrams 6-17
Figure 6.11 Operating Register/SCRIPTS RAM Read
Data
Byte Enable
t
2
t
1
t
2
t
1
t
2
t
1
t
1
t
2
t
2
t
3
t
2
t
1
t
3
CLK
(Driven by System)
FRAME/
(Driven by Master)
AD/
(Driven by Master-Addr;
C_BE/
(Driven by Master)
PAR
(Driven by Master-Addr;
IRDY/
(Driven by Master)
TRDY/
(Driven by LSI53C825A)
STOP/
(Driven by LSI53C825A)
DEVSEL/
(Driven by LSI53C825A)
Out
t
3
In Out
t
3
LSI53C825A-Data)
LSI53C825A-Data)
CMD
t
3
Addr
In