Altera Video and Image Processing Suite - Manual (Page 192)

Frame Reader IP Core
13
2015.05.04
UG-VIPSUITE Subscribe
Send Feedback
The Frame Reader IP core reads video frames stored in external memory and outputs them as a video
stream. You can configure the IP core to read multiple video frames using an Avalon-MM slave interface.
The Frame Reader reads video frames stored in external memory and produces them using the Avalon-ST
Video protocol.
• Avalon-MM read master—reads data from an external memory.
• Avalon-ST source—on which the IP core streams video data.
• Avalon slave—provides the configuration data to the IP core.
Video frames are stored in external memory as raw video data (pixel values only). Immediately before the
Frame Reader IP core reads video data from external memory, it generates a control packet and the
header of a video data packet on its Avalon-ST source. The video data from external memory is then
streamed as the payload of the video data packet. The content of the control data packet is set via the
Avalon Slave port. This process is repeated for every video frame read from external memory.
You can configure the Frame Reader IP core during compilation to produce a fixed number of color
planes in parallel, and a fixed number of bits per pixel per color plane. In terms of Avalon-ST Video, these
parameters describe the structure of one cycle of a color pattern, also known as the single-cycle color
pattern.
Note: You can also configure the Frame Reader IP core with the number of channels in sequence; this
parameter does not contribute to the definition of the single-cycle color pattern.
Single-Cycle Color Patterns
To configure the Frame Reader IP core to read a frame from memory, the IP core must know how many
single-cycle color patterns make up the frame.
If each single-cycle color pattern represents a pixel; the quantity is simply the number of pixels in the
frame. Otherwise, the quantity is the number of pixels in the frame, multiplied by the number of single-
cycle color patterns required to represent a pixel. For example,
• For 4:4:4, single-cycle color pattern would be the number of {Y,Cb,Cr} or {R,G,B} sets/pixels
For 4:2:2, single-cycle color pattern would be the number of {Y,Cb} or {Y,Cr} pairs
You must also specify the number of words the Frame Reader IP core must read from memory. The width
of the word is the same as the Avalon-MM read Master port width parameter. You can configure this
© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134