Zilog Z16C35 - Manual (Page 16)

ISCC
User Manual
UM011002-0808
10
A1/A//B. DMA Channel/Channel A/Channel B (bidirectional). This signal, when used as
input, selects the SCC channel in which the read and write operation occurs. Note that A0/
SCC//DMA pin must be held high to select this feature. When this pin is used as an output,
it is used in conjunction with the A0/SCC//DMA pin output to identify which DMA chan-
nel is active. During a DMA peripheral access, the A1/A//B pin is ignored.
/RESET. (input, active Low). This signal resets the device to a known state. The first
write to the ISCC after a reset accesses the BCR to select additional bus options for the
device.
A1/A//B A0/SCC//DMA DMA channel
1 1 RxA
1 0 TxA
0 1 RxB
0 0 TxB
Page 10 of 316