12 transmit dma address registers a, b, Transmit dma address registers a, b, Iscc user manual – Zilog Z16C35 User Manual

Page 149

ISCC

User Manual

UM011002-0808

143

Figure 5-36. Received DMA Address Registers (Continued)

5.6.12 Transmit DMA Address Registers A, B

There are two sets of Transmit DMA Address Registers, one set for Transmit DMA Chan-
nel A and one set for Transmit DMA Channel B. Each set consists of four registers, one
for address bits 7-0, one for address bits 15-8, one for address bits 23-16, and one for
address bits 31-24 as shown in Figure 5-37. These registers are read/write.

(E)

Address: 11000 (Bits 0-7)

D5 D4 D3 D2 D1 D0

Rx B Addr0

Rx B Addr1

Rx B Addr2

Rx B Addr3

Rx B Addr4

Rx B Addr5

Rx B Addr6

Rx B Addr7

(F)

D5 D4 D3 D2 D1 D0

Rx B Addr8

Rx B Addr9

Rx B Addr10

Rx B Addr11

Rx B Addr12

Rx B Addr13

Rx B Addr14

Rx B Addr15

(G)

Address: 11010 (Bits 16-23)

D5 D4 D3 D2 D1 D0

Rx B Addr16

Rx B Addr17

Rx B Addr18

Rx B Addr19

Rx B Addr20

Rx B Addr21

Rx B Addr22

Rx B Addr23

(H)

Address: 11011 (Bits 24-31)

D5 D4 D3 D2 D1 D0

Address: 11001 (Bits 8-15)

Rx B Addr24

Rx B Addr25

Rx B Addr26

Rx B Addr27

Rx B Addr28

Rx B Addr29

Rx B Addr30

Rx B Addr31

Page 143 of 316

UM011002-0808