beautypg.com

Figure432 bits used for dsp to host transfer, Figure 4-32, Bits used for dsp to host transfer -57 – Motorola DSP56012 User Manual

Page 137: Figure 4-32 bits used for dsp to host transfer, Parallel host interface host interface (hi)

background image

Parallel Host Interface

Host Interface (HI)

MOTOROLA

DSP56012 User’s Manual

4-57

Figure 4-32

Bits Used for DSP to Host Transfer

HOST

DSP56012

RXDF—RECEIVE D

A

T

A

REGISTER FULL

1 = INDICA

TES

THE RECIEVE BYTE REGISTERS (RXH, RXM, RXL)

CONT

AIN D

A

T

A

FR

OM

THE DSP

.

0 = CLEARED BY READING RXL.

HTDE—HOST

TRANSMIT D

A

T

A

EMPTY

1 = HO

TX IS EMPTY AND CAN BE

WRITTEN BY DSP

.

0 = HO

TX IS FULL.

HTIE—HOST

TRANSMIT INTERR

UPT ENABLE

1 = ENABLE

THE DSP INTERR

UPT

T

O

P:$0032.

0 = DISABLE

THE DSP INTERR

UPT

T

O

P:$0032.

DSP INTERR

UPT IS CA

USED BY HTDE = 1

RREQ —RECEIVE REQ

UEST ENABLE (USED

T

O

CONTR

OL

THE HOREQ

PIN)

1 = ENABLE INTERR

UPT REQ

UESTS CREA

TED BY RXDF

.

0 = DISABLE INTERR

UPT REQ

UESTS

.

$2

INTERRUPT

STATUS

REGISTER (ISR)

(READ ONLY)

$0

X:$FFE8

HOST STATUS

REGISTER (HSR)

(READ ONLY)

HOST CONTROL

REGISTER (HCR)

(READ/WRITE)

INTERRUPT

CONTROL

REGISTER (ICR)

(READ/WRITE)

X:$FFE8

HOREQ

HF3

HF2

TXDE

RXDF

70

0

DMA

6

5

432

1

TRDY

DMA

HF1

HF0

HTDE

HRDF

70

0

0

6

5

432

1

HCP

INIT

HF1

HF0

TREQ

RREQ

70

HM0

HM1

6

5

432

1

00

HF3

HF2

HTIE

HRIE

70

0

0

6

5

432

1

HCIE

MODES

AA0339