User commands section, Cfg_rd – Altera PCI Compiler User Manual
Page 337

Altera Corporation
User Guide Version 11.1
8–7
October 2011
PCI Compiler
Testbench
USER COMMANDS Section
The master transactor USER COMMANDS section contains the
commands that initiate the PCI transactions you want to run for your
tests. The list of events that are executed by these commands is defined in
the PROCEDURES and TASKS sections. Customize the USER
COMMANDS section to execute the sequence of commands needed to
test your design.
shows the commands that the master transactor supports.
cfg_rd
The cfg_rd command performs single-cycle PCI configuration read
transactions with the address provided in the command argument.
Table 8–4. Supported Master Transactor Commands
Command Name
Action
cfg_rd
Performs a configuration read
cfg_wr
Performs a configuration write
mem_wr_32
Performs a 32-bit memory write
mem_rd_32
Performs a 32-bit memory read
mem_wr_64
Performs a 64-bit memory write
mem_rd_64
Performs a 64-bit memory read
io_rd
Performs an I/O read
io_wr
Performs an I/O write
Syntax:
cfg_rd(address)
Arguments:
address
Transaction address. This value must be in
hexadecimal radix.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)