Altera PCI Compiler User Manual
Page 173

Altera Corporation
User Guide Version 11.1
3–99
October 2011
Functional Description
shows the same transaction as in
, but the local
side master interface requests a 32-bit transaction by asserting
lm_req32n
. This figure applies to both pci_mt64 and pci_mt32,
excluding the 64-bit extension signals as noted for pci_mt32. The
pci_mt64
function does not assert req64n on the PCI side. Therefore,
the upper address ad[63..32] and the upper command/byte enables
cben[7..4]
are invalid.
Figure 3–32. 32-Bit PCI & 32-Bit Local-Side Master Burst Memory Read Transaction
(1)
This signal is not applicable to the pci_mt32 MegaCore function.
2
3
4
5
6
7
9
10
12
clk
reqn
8
11
1
gntn
ad[31..0]
(1) ad[63..32]
cben[3..0]
(1) cben[7..4]
par
(1) par64
framen
(1) req64n
irdyn
devseln
(1) Êack64n
trdyn
stopn
Adr
6
Adr-PAR
BE_L
Z
D0_L
Z
0
0
Z
D1_L
D2_L
13
Z
D0-L-PAR
D2-L-PAR
D1-L-PAR
l_dato[31..0]
D0_L
D1_L
D2_L
(1) l_dato[63..32]
lm_req32n
lm_lastn
lm_adr_ackn
lm_rdyn
lm_tsr[9..0]
000
001
004
002
108
008
000
l_ldat_ackn
l_hdat_ackn
lm_ackn
lm_dxfrn
l_adi[31..0]
l_cbeni[3..0]
(1) l_cbeni[7..4]
Adr
BE_L
6
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)