Altera PCI Compiler User Manual
Page 163

Altera Corporation
User Guide Version 11.1
3–89
October 2011
Functional Description
PCI MegaCore function.
Table 3–37. PCI MegaCore Function Signals (Part 1 of 2)
Signal Name
pci_mt64
pci_mt32
PCI Signals
clk
v
v
rstn
v
v
gntn
v
v
reqn
v
v
ad[63..0]
v
ad[31..0]
cben[7..0]
v
cben[3..0]
par
v
v
par64
v
idsel
v
v
framen
v
v
req64n
v
irdyn
v
v
devseln
v
v
ack64n
v
trdyn
v
v
stopn
v
v
perrn
v
v
serrn
v
v
intan
v
v
Local-side Data Path Signals
l_adi[63..0]
v
l_adi[31..0]
l_cbeni[7..0]
v
l_cbeni[3..0]
l_adro[63..0]
v
l_adro[31..0]
l_dato[63..0]
v
l_dato[31..0]
l_beno[7..0]
v
l_beno[3..0]
l_cmdo[3..0]
v
v
l_ldat_ackn
v
l_hdat_ackn
v
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)