Vendor id register, Device id register – Altera PCI Compiler User Manual
Page 105

Altera Corporation
User Guide Version 11.1
3–31
October 2011
Functional Description
Vendor ID Register
Vendor ID is a 16-bit read-only register that identifies the manufacturer of
the device. The value of this register is assigned by the PCI SIG; the
default value of this register is the Altera vendor ID value, which is
0x1172. However, by setting the ven_id value through the wizard, you
can change the value of the vendor ID register to your PCI SIG-assigned
vendor ID value. Refer to
Device ID Register
Device ID is a 16-bit read-only register that identifies the device type. The
value of this register is assigned by the manufacturer. The default value
of the device ID register is 0x0004. You can change the value of the device
ID register through the wizard. Refer to
.
Table 3–14. Vendor ID Register Format
Data Bit
Mnemonic
Read/Write
Definition
15..0
ven_id
Read
PCI vendor ID
Table 3–15. Device ID Register Format
Data Bit
Mnemonic
Read/Write
Definition
15..0
dev_id
Read
Device ID
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)