Altera CPRI IP Core User Manual
Page 72
![background image](https://www.manualsdir.com/files/763696/content/doc072.png)
4–40
Chapter 4: Functional Description
Media Independent Interface to an External Ethernet Block
CPRI MegaCore Function
December 2013
Altera Corporation
User Guide
The MII receiver module transmits the K nibble and then the data to the
cpri_mii_rxd
output data bus and asserts the
cpri_mii_rxdv
signal to indicate that the data
currently on
cpri_mii_rxd
is valid. It sends the K nibble and the data to the
cpri_mii_rxd
output data bus on the rising edge of the
cpri_mii_rxclk
clock. During
the first
cpri_mii_rxclk
cycle of every new data value on
cpri_mii_rxd
, the MII
receiver module asserts the
cpri_mii_rxwr
signal. After the MII receiver module
completes sending data to the external Ethernet block, it deasserts the
cpri_mii_rxdv
signal.
While frame synchronization is not achieved, the
cpri_mii_rxer
signal remains
asserted and
cpri_mii_rxdv
remains deasserted.
illustrates the MII receiver protocol.
Figure 4–23. CPRI MII Receiver Example
cpri_mii_rxclk
cpri_mii_rxwr
cpri_mii_rxdv
cpri_mii_rxd[3:0]
reset
cpri_mii_rxer
D0
D1
K
D2
D3
D4
D5
D6
D7
Frame Synchronization
Achieved
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)