Altera CPRI IP Core User Manual
Page 64

4–32
Chapter 4: Functional Description
Auxiliary Interface
CPRI MegaCore Function
December 2013
Altera Corporation
User Guide
shows the relationship between the synchronization pulses and numbers.
The AUX receiver presents data on the AUX interface in fixed 32-bit words. The
mapping to 32-bit words depends on the CPRI IP core line rate.
shows
how the data received from the CPRI protocol interface module is mapped to the AUX
Avalon-ST 32-bit interface.
Figure 4–17. Synchronization Pulses and Numbers on the AUX Interfaces
cpri_{rx,tx}_rfp
cpri_{rx,tx}_bfn
cpri_{rx,tx}_hfp
cpri_{rx,tx}_hfn
cpri_{rx,tx}_x
cpri_{rx,tx}_seq
0
1
...
NUM_SEQ - 1
2
...
...
2
1
0
255
149
1
0
n
n + 1
n + 2
Hyperframe
Radio Frame (10 ms)
Basic Frame
Figure 4–18. AUX Interface Data at Different CPRI Line Rates (Part 1 of 3)
614.4 Mbps
Line Rate:
Sequence number on AUX interface
0
1
2
3
[31:24]:
#Z.X.0.0
#Z.X.4.0
#Z.X.8.0
#Z.X.12.0
[23:16]:
#Z.X.1.0
#Z.X.5.0
#Z.X.9.0
#Z.X.13.0
[15:8]:
#Z.X.2.0
#Z.X.6.0
#Z.X.10.0
#Z.X.14.0
[7:0]:
#Z.X.3.0
#Z.X.7.0
#Z.X.11.0
#Z.X.15.0
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)