Figure 4–8 – Altera CPRI IP Core User Manual
Page 48

4–16
Chapter 4: Functional Description
MAP Interface
CPRI MegaCore Function
December 2013
Altera Corporation
User Guide
You set the oversampling factor to match the frequency of your active data channels.
The CPRI line rate determines the number of bits in the IQ data block of each basic
frame. If your CPRI IP core has a high line rate and a low oversampling factor, it can
accommodate a larger number of active data channels than if the line rate were lower
or the oversampling factor higher.
In 15-bit mode, inside the CPRI IP core, bits 0 and 16 of the Avalon-ST data are absent
from the compact IQ data word representation. Therefore, despite the fact that in
15-bit mode the IQ data goes out on the data channel in 32-bit words, formatted as
Figure 4–8. Bit Correspondence Between IQ Sample and 32-Bit Avalon-ST Data
16-Bit Width IQ Sample:
Q:
I:
15
1 0 15
2 1 0
Avalon-ST Data Word in AxC Container:
31
17 16 15
2 1 0
15-Bit Width IQ Sample:
Q:
I:
14
0
14
2 1 0
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)