Altera RapidIO MegaCore Function User Manual
Page 83

Chapter 4: Functional Description
4–37
Logical Layer Modules
August 2014
Altera Corporation
RapidIO MegaCore Function
User Guide
For information about the burst count values determined in the conversion process
for read transactions, refer to
. For information about the burst count and
byteenable values determined in the conversion process for 32-bit datapath write
transactions, by RapidIO IP core 1x variations, refer to
. For information
about the burst count and byteenable values determined in the conversion process for
64-bit datapath write transactions, by RapidIO IP core 2x and 4x variations, refer to
.
Table 4–7. Avalon-MM I/O Master Read Transaction Burstcount (32-bit or 64-bit datapath)
RapidIO Values
Avalon-MM Burstcount Value
rdsize
(4'bxxxx)
wdptr
(1'bx)
in 32-Bit Datapath
In 64-Bit Datapath
0000
0
1
1
1
1
1
0001
0
1
1
1
1
1
0010
0
1
1
1
1
1
0011
0
1
1
1
1
1
0100
0
1
1
1
1
1
0101
0
1
1
1
1
1
0110
0
1
1
1
1
1
0111
0
2
1
1
2
1
1000
0
1
1
1
1
1
1001
0
2
1
1
2
1
1010
0
2
1
1
2
1
1011
0
2
1
1
4
2
1100
0
8
4
1
16
8
1101
0
24
12
1
32
16
1110
0
40
20
1
48
24
1111
0
56
28
1
64
32
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)