beautypg.com

Standard event register (esr, ese) – GW Instek PSB-2000 Series User Manual User Manual

Page 134

background image

PSB-2000 Series User Manual

134

Enables the MAV and ESB bits since the
value of 48 ( 00110000 in binary) sets
bit 4(MAV) and 5(ESB).

Query command

*SRE?

Response example

48
The masking value set with this
command remains valid until the
setting is changed or the power is
turned off. All bits are masked (0) when
the power is turned on, regardless of
the previous setting.

*STB?

Returns the status byte register and MSS.

Setting command

None.
Query only.

Query command

*STB?

Response example

32
The bits set with the *SRE command
are only returned in decimal. The status
byte register is not cleared even if a
query is made using this command.

Standard Event Register (ESR, ESE)

Introduction

The standard event register is controlled with the
*ESE, *ESE? and *ESR? commands/queries.

Bit

Data

Item

Description

Initial ESR
value

Initial ESE
value

7

128

PON

Power On flag

1 (Power ON)

0

6

64

-

Unused.

0

0

5

32

CME

Command error

0

0

4

16

EXE

Execution error

0

0

3

8

ALM

Alarm occurrence

0

0

2

4

-

Unused.

0

0

1

2

-

Unused.

0

0

0

1

OPC

Operation
complete

0

0