4 external memory timing diagrams, 1 nvsram timing, Table5.16 nvsram read cycle timing – Avago Technologies LSI53C1020 User Manual
Page 132: External memory timing diagrams, Nvsram timing, Nvsram read cycle timing, Section 5.4, “external memory timing diagrams
5-12
Specifications
Version 2.4
Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved.
5.4
External Memory Timing Diagrams
This section provides timing diagrams and data for NVSRAM and Flash
ROM timings.
5.4.1
NVSRAM Timing
and
provide the timing information for the Memory
Address and Data (MAD) bus NVSRAM read accesses.
Table 5.16
NVSRAM Read Cycle Timing
Symbol
Parameter
Min
Max
Unit
t
1
Address setup to FLSHALE/ HIGH
25
–
ns
t
2
Address hold from FLSHALE/ HIGH
25
–
ns
t
3
FLSHALE/ pulse width
25
–
ns
t
4
Address valid to data clocked in
135
–
ns
t
5
RAMCE/ LOW to data clocked in
85
–
ns
t
6
RAMOE/ LOW to data clocked in
75
–
ns
t
7
Data setup to RAMOE/ HIGH
10
–
ns
t
8
Data setup to RAMCE/ HIGH
10
–
ns
t
9
Data hold from RAMCE/ HIGH
0
–
ns
This manual is related to the following products: