beautypg.com

Delta Electronics Elevator Drive VFD-VL User Manual

Page 227

background image

Appendix B Accessories|

B-30

Revision Nov. 2008, VLE1, SW V1.03

Terminal Symbols

Descriptions

Specifications

SIN, SIN’,

COS, COS’

Sine line driver input signal

(absolute signal)

0

0

360 mech.

0

90 mech.

0

SIN

COS

0.8....1.2Vss

(~~1Vss; Z =1k )

0

J3

A/O,

, B/O, B

Z/O, Z

A/O

/O,

/O

Signal output for PG feedback

card and can be used as a

frequency divider.

Line driver RS422

Max. output frequency: 100 kHz


Z /O

A/O
A/O

B/O
B/O
Z /O

VP

0V

A+

B+

Z +

EMVL- PGH01

SIN
SIN'

COS

COS'

A-

B-

PG

Z -

Encoder

4. Output Signal Setting of the Frequency Divider

It generates the output signal of division factor
“n” after dealing with the input pulse. Please
set by the switch SW1 on the card.

ON

1 2 3 4 5 6 7 8 9 10 11 12

R

E

SERVE

I/

MO

DE

O/

M

O

D

E

RS

T

Division Factor

BI

T

0

BI

T

1

BI

T

2

BI

T

3

BI

T

4

BI

T

5

BI

T

6

BI

T

7

0

1

RESERVE: reserved bit (PIN1)
I/MODE: input type setting of the division
pulse (PIN 2)
O/MODE: output type setting of the division
pulse (PIN 3)
RST: clock reset bit (PIN 4)
Division factor: setting for division factor n:

1~256 (PIN5~12)