Video input port – Altera DisplayPort MegaCore Function User Manual
Page 71
Interface
Port Type
Clock Domain
Port
Direction
Description
Video Output
Conduit
rec_clk
rec_clk
Output
Reconstructed video
clock.
rec_clk_x2
Output
Reconstructed video
clock double frequency.
vidout
(BPP*PIXEL
S_PER_
CLOCK–1:0)
Output
Pixel data.
hsync
Output
Horizontal sync. This
signal can be active-high
or active-low depending
on the sync polarity from
MSA.
vsync
Output
Vertical sync. This signal
can be active-high or
active-low depending on
the sync polarity from
MSA.
de
Output
Data enable. This signal
is always active high.
field2
Output
The clock recovery core
asserts this signal during
the second video field for
interlaced timings.
reset_out
Output
The clock recovery core
asserts this signal when
the other video output
signals are not valid. This
signal is asynchronous.
Video Input Port
You must connect the clock recovery core video input port to the DisplayPort sink core video output
image port.
6-10
Video Input Port
UG-01131
2015.05.04
Altera Corporation
DisplayPort IP Core Hardware Demonstration
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)