Btc_dptx_aux_i2c_write, Btc_dptx_aux_read, Btc_dptx_aux_i2c_write -13 – Altera DisplayPort MegaCore Function User Manual
Page 114: Btc_dptx_aux_read -13
btc_dptx_aux_i2c_write
Prototype:
int btc_dptx_aux_i2c_write(
BYTE address,
BYTE size,
BYTE *data,
BYTE mot)
Thread-safe:
No
Available from ISR: Yes
Include:
<
btc_dptx_syslib.h
>
Return:
0 = success, 1 = fail
Parameters:
•
address—
I
2
C address
•
size—
Number of bytes (1 - 16)
•
data—
Pointer to data to be written
•
mot
—Middle of transaction (0 or 1)
Description:
This function writes 1 to 16 data bytes to the connected DisplayPort sink’s I
2
C
interface mapped over the AUX channel.
Example:
btc_dptx_aux_i2c_write(0×50, 1, data, 1);
Related Information
on page 8-12
btc_dptx_aux_read
Prototype:
int btc_dptx_aux_read(
unsigned int address,
BYTE size,
BYTE *data)
Thread-safe:
No
Available from ISR: Yes
Include:
<
btc_dptx_syslib.h
>
UG-01131
2015.05.04
btc_dptx_aux_i2c_write
8-13
DisplayPort API Reference
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)