Audio interface, Audio interface -16 – Altera DisplayPort MegaCore Function User Manual
Page 32
Figure 4-8: Typical Secondary Stream Packet
0
0
0
HB2
0
0
0
HB3
0
0
0
HB1
0
0
0
DB15
DB10
DB9
DB8
DB7
DB14
DB13
DB12
DB11
DB6
DB5
DB4
DB3
DB2
DB1
HB0
DB0
DB31
DB26
DB25
DB24
DB23
DB30
DB29
DB28
DB27
DB22
DB21
DB20
DB19
DB18
DB17
DB16
Data[127:0]
End of Packet
Start of Packet
Valid
Audio Interface
The audio encoder is upstream of the secondary stream encoder. It generates the Audio InfoFrame,
Timestamp, and Audio sample packets from the incoming audio sample data stream. Then, it sends the
three packet types to the secondary stream encoder before they are transmitted to the downstream sink
device.
The audio port is parameterized for the number of audio channels required in the design. You can use 2
or 8 channels. Each channel’s audio data is sent to the
txN_audio_lpcm_data
port.
The IP core requires a
txN_audio_valid
signal for designs in which the
txN_audio_clk
signal is higher
than the actual sample clock. The
txN_audio_valid
signal qualifies the audio data on the
txN_audio_lpcm_data
input.
4-16
Audio Interface
UG-01131
2015.05.04
Altera Corporation
DisplayPort Source
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)