Altera DisplayPort MegaCore Function User Manual
Page 44
Table 5-4: Video Interface
v
is the number of bits per color, p is the pixels per clock (1 = single, 2 = dual, and 4 = quad), and
N
is the stream
number.
Interface
Port Type
Clock Domain
Port
Direction
Description
rxN_vid_
clk
Clock
N/A
rxN_vid_clk
Input
Video clock
rxN_
video_out Conduit
rx_vid_clk
rxN_vid_valid[p-1:0]
Output
Video output
rxN_vid_sol
Outp
ut
rxN_vid_eol
Outp
ut
rxN_vid_sof
Outp
ut
rxN_vid_eof
Outp
ut
rxN_vid_locked
Outp
ut
rxN_vid_overflow
Outp
ut
rxN_vid_data[3v*p-1:0]
Outp
ut
Table 5-5: AUX Interface
Interface
Port Type
Clock Domain
Port
Direction
Description
aux_clk
Clock
N/A
aux_clk
Input
AUX channel clock
aux_reset Reset
aux_clk
aux_reset
Input
AUX channel reset
5-8
Sink Interfaces
UG-01131
2015.05.04
Altera Corporation
DisplayPort Sink
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)