Altera DisplayPort MegaCore Function User Manual
Page 186
Location Name
Address
Without
Controller
With Controller
TRAINING_LANE0_1_SET2
0×010F
—
Yes
TRAINING_LANE2_3_SET2
0×0110
—
Yes
MSTM_CTRL
0×0111
—
Yes
AUDIO_DELAY[7:0]
0×0112
—
Yes
AUDIO_DELAY[15:8]
0×0113
—
Yes
AUDIO_DELAY[23:6]
0×0114
—
Yes
ADAPTER_CTRL
0×01A0
—
Yes
BRANCH_DEVICE_CTRL
0×01A1
—
Yes
PAYLOAD_ALLOCATE_SET
0×01C0
—
Yes
PAYLOAD_ALLOCATE_START_TIME_SLOT
0×01C1
—
Yes
PAYLOAD_ALLOCATE_TIME_SLOT_COUNT
0×01C2
—
Yes
SINK_COUNT
0×0200
Yes
Yes
DEVICE_SERVICE_IRQ_VECTOR
0×0201
Yes
Yes
LANE0_1_STATUS
0×0202
Yes
Yes
LANE2_3_STATUS
0×0203
Yes
Yes
LANE_ALIGN_STATUS_UPDATED
0×0204
Yes
Yes
SINK_STATUS
0×0205
Yes
Yes
ADJUST_REQUEST_LANE0_1
0×0206
Yes
Yes
ADJUST_REQUEST_LANE2_3
0×0207
Yes
Yes
SYMBOL_ERROR_COUNT_LANE0
0×0210
Yes
Yes
SYMBOL_ERROR_COUNT_LANE1
0×0212
Yes
Yes
SYMBOL_ERROR_COUNT_LANE2
0×0214
Yes
Yes
SYMBOL_ERROR_COUNT_LANE3
0×0216
Yes
Yes
UG-01131
2015.05.04
Sink-Supported DPCD Locations
10-35
DisplayPort Sink Register Map and DPCD Locations
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)