Btc_dptx_baseaddr, Btc_dptx_edid_block_read, Btc_dptx_baseaddr -15 – Altera DisplayPort MegaCore Function User Manual
Page 116: Btc_dptx_edid_block_read -15
Related Information
btc_dptx_baseaddr
Prototype:
unsigned int btc_dptx_baseaddr(void)
Thread-safe:
Yes
Available from ISR:
Yes
Include:
<
btc_dptx_syslib.h
>
Return:
0 = success, 1 = fail
Parameters:
No
Description:
This function returns the base address of the TX instance connected to the
given port number.
Example:
addr = btc_dptx_baseaddr();
btc_dptx_edid_block_read
Prototype:
int btc_dptx_edid_block_read(
BYTE block,
BYTE *data)
Thread-safe:
No
Available from ISR:
Yes
Include:
<
btc_dptx_syslib.h
>
Return:
0 = success, 1 = fail
Parameters:
•
block
—Block number (0 - 3)
•
data—
Pointer for data to be read
Description:
Reads one block (128 bytes) from the EDID of the connected DisplayPort sink.
Example:
btc_dptx_edid_block_read(2, pdata);
UG-01131
2015.05.04
btc_dptx_baseaddr
8-15
DisplayPort API Reference
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)