Sink-supported dpcd locations, Sink-supported dpcd locations -33 – Altera DisplayPort MegaCore Function User Manual
Page 184
Bit
Bit Name
Function
12
HPD_IRQ
Writing this bit at 1 generates a 0.75-ms long HPD IRQ (low pulse).
This bit is WO.
To use this bit,
HPD_EN
must be 1.
11
HPD_EN
HPD logic level
0 = Deasserted (low)
1 = Asserted (high)
10:0
Unused
Sink-Supported DPCD Locations
The following table describes the DPCD locations (or location groups) that are supported in DisplayPort
sink instantiations.
Table 10-68: DPCD Locations
Location Name
Address
Without
Controller
With Controller
DPCD_REV
0×0000
Yes
Yes
MAX_LINK_RATE
0×0001
Yes
Yes
MAX_LANE_COUNT
0×0002
Yes
Yes
MAX_DOWNSPREAD
0×0003
Yes
Yes
NORP
0×0004
Yes
Yes
DOWNSTREAMPORT_PRESENT
0×0005
Yes
Yes
MAIN_LINK_CHANNEL_CODING
0×0006
Yes
Yes
DOWN_STREAM_PORT_COUNT
0×0007
Yes
Yes
RECEIVE_PORT0_CAP_0
0×0008
Yes
Yes
RECEIVE_PORT0_CAP_1
0×0009
Yes
Yes
RECEIVE_PORT1_CAP_0
0×000A
Yes
Yes
RECEIVE_PORT1_CAP_1
0×000B
Yes
Yes
I2C_SPEED_CONTROL
0×000C
—
Yes
UG-01131
2015.05.04
Sink-Supported DPCD Locations
10-33
DisplayPort Sink Register Map and DPCD Locations
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)