Sink audio registers, Dprx0_aud_maud, Dprx0_aud_naud – Altera DisplayPort MegaCore Function User Manual
Page 165: Dprx0_aud_aif0, Sink audio registers -14, Dprx0_aud_maud -14, Dprx0_aud_naud -14, Dprx0_aud_aif0 -14
Sink Audio Registers
The audio registers are allocated at addresses:
• 0×0030 through 0×003f for Stream 0
• 0×0050 through 0×005f for Stream 1
• 0×0070 through 0×007f for Stream 2
• 0×0090 through 0×009f for Stream 3
Note: Only registers for Stream 0 are listed in the following sections.
DPRX0_AUD_MAUD
Received audio Maud register,
DPRX0_AUD_MAUD
.
Address: 0×0030
Direction: RO
Reset: 0×00000000
Table 10-25: DPRX0_AUD_MAUD Bits
Bit
Bit Name
Function
31:24
Unused
23:0
MAUD
Received audio Maud
DPRX0_AUD_NAUD
Received audio Naud register,
DPRX0_AUD_NAUD
.
Address: 0×0031
Direction: RO
Reset: 0×00000000
Table 10-26: DPRX0_AUD_NAUD Bits
Bit
Bit Name
Function
31:24
Unused
23:0
NAUD
Received audio Naud
DPRX0_AUD_AIF0
Received audio InfoFrame register,
DPRX0_AUD_AIF0
.
Address: 0×0032
Direction: RO
10-14
Sink Audio Registers
UG-01131
2015.05.04
Altera Corporation
DisplayPort Sink Register Map and DPCD Locations
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)