Altera DisplayPort MegaCore Function User Manual
Page 123
Reset: 0×00000000
Table 9-2: DPTX_TX_CONTROL Bits
Bit
Bit Name
Function
31
HPD_IRQ_EN
Enables an IRQ issued to the Nios II processor on an HPD event:
• 0 = disable
• 1 = enable
30
AUX_IRQ_EN
Enables an IRQ issued to the Nios II processor when an AUX
channel transaction reply is received from the sink:
• 0 = disable
• 1 = enable
29
Unused
28:21
TX_LINK_RATE
Main link rate expressed as multiples of 270 Mbps:
• 0×06 = 1.62 Gbps
• 0×0a = 2.7 Gbps
• 0×14 = 5.4 Gbps
20
Reserved
Reserved
19
ENHANCED_FRAME
0 = Standard framing
1 = Enhanced framing
18:15
Unused
14
ASYNC_CLOCK
0 = Synchronous (reserved for future use)
1 = Asynchronous
Note: The core only supports asynchronous clock mode for
14.1 release. The register bit is always set to 1.
13:10
Unused
9:5
LANE_COUNT
Lane count:
• 00000 = Reserved
• 00001 = 1
• 00010 = 2
• 00100 = 4
4
Unused
9-2
DPTX_TX_CONTROL
UG-01131
2015.05.04
Altera Corporation
DisplayPort Source Register Map and DPCD Locations
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)